Placement and Routing for ASIC

The previous tutorials [Tutorial 1, Tutorial 2] are on the simulation and synthesis of Verilog files. In addition to these we have also performed linting, code coverage, logic equivalence check, DFT, ATPG, power analysis and Timing analysis using CADENCE and SYNOPSYS tools. Till now we have not discussed anything about the step Placement and Routing …

Placement and Routing for ASIC Read More »


Synopsys Simulation and Synthesis ATPG for Combinational Circuits ATPG for Sequential circuits Power Analysis using Synopsys 00

ATPG for Combinational Circuits

Automatic Test Pattern Generation and Automatic Test Pattern Generator (ATPGA) is an electronic design automation method/technology used to find an input (or test) sequence that, when applied to a digital circuit, enables automatic test equipment to distinguish between the correct circuit behavior and the faulty circuit behavior caused by defects. This tutorial focuses on ATPG for combinational circuits using Synopsys Tetramax tool. 1.   Open the terminal 2.   Source …

ATPG for Combinational Circuits Read More »

Synopsys Simulation and Synthesis

Here, tutorial on simulation of Verilog file using Synopsys EDA tool is given. Also, synthesis using Deign Vision tool is also shown. The reader find this tutorial on Synopsys Simulation and Synthesis very useful. 1.   Open the terminal 2.   Source the synopsys.cshrc 3.   Check whether the commands are working as below. Terminal will echo the …

Synopsys Simulation and Synthesis Read More »

ASIC Tutorials I

Here, we will discuss the tutorials on how to synthesize a Verilog code starting from simulation, syntax checking, code coverage using CADENCE EDA tool. Basic Simulation on CADENCE Linting Code Coverage Logic Equivalence Check Genus Synthesis without Constraints Genus Synthesis with Constraints Genus Synthesis using Scripts Static Timing Analysis using Cadence Tempus +10

GENUS Synthesis using SCRIPTS

In our earlier tutorials [GENUS Synthesis With Constraints, GENUS Synthesis Without Constraints] on synthesis of Verilog files using Cadence Genus tool, we have seen how synthesis can be performed with or without timing constraints. But it is very painful to perform synthesis operation by executing commands one by one in the command prompt. Thus industry …

GENUS Synthesis using SCRIPTS Read More »

GENUS Synthesis Without Constraints

In this tutorial Cadence GENUS Synthesis without Constraints is presented. 1. Open the terminal and type csh 2. Source the cadence.cshrc. After sourcing the file, check whether genus is installed in the current system or not by typing the below command [sudi@sankh] genus –gui 7. Minimize the gui and follow below instructions, mentioning the proper …

GENUS Synthesis Without Constraints Read More »

Logic Equivalence Checking

Logic Equivalence Checking is a very important step to be performed after synthesis step. This operation checks for similarity between the original code and the synthesis Netlist. This operation is important as the synthesis tool may trim or remove some unused and unconnected ports and redundant logics. The steps of performing Logic Equivalence Checking in …

Logic Equivalence Checking Read More »


Over the past several years, digital system design has become dominant in the field of VLSI design for relatively high performance and cost-effective VLSI circuits. The revolutionary nature of these developments is understood by the rapid growth in implementation of systems on a single chip (SoCs). Instead of fabricating discrete components industries are preferring production …

Overview Read More »