This is a difficult time for everyone now due to the COVID-19 pandemic. The disease COVID-19 is due to the novel CORONA Virus which highly contagious. There is a world wide search is going on for right vaccine. Till the discovery of the right Vaccine the only way to fight against COVID-19 is to wear […]
Touch Free Automatic Hand Sanitizer Dispenser Machine Read More »
In the previous tutorial on Placement and Routing using INNOVUS, we have seen how to open the tool and how to import all the files. In this tutorial, we will discuss how to prepare view definition file by performing Multi Mode Multi Corner (MMMC) analysis. MMMC analysis is very important to perform, so that the
MMMC file setup for PnR using INNOVUS Read More »
In the previous tutorial, we have presented a basic tutorial on Placement and Routing for ASIC. This tutorial is the first step towards Placement and Routing using INNOVUS tool. We will cover very basics of Placement and Routing using INNOVUS as it is a huge area and many tutorials are available on internet. Here, we
Importing Files for PnR using INNOVUS Read More »
In the previous tutorials, we have discussed how to simulate or synthesize a design using Synopsys or Cadence. Static Timing Analysis is a very important step in designing an digital design for ASIC. This tutorial is on performing Static Timing Analysis using Cadence Tempus. 1. Open the terminal 2. Source the cadence.cshrc 3. In this
Static Timing Analysis using Cadence Tempus Read More »
In the previous tutorials, simulation and synthesis of digital circuits are described. This tutorial is on Power Analysis using Synopsys. Here, dynamic power consumption of a sequential circuit is estimated. 1. Open the terminal 2. Source the synopsys.cshrc 3. In this experiment, we perform power analysis (dynamic power) of the design using power compiler. 4.
Power Analysis using Synopsys Read More »
Automatic Test Pattern Generation and Automatic Test Pattern Generator (ATPG) is an electronic design automation method/technology used to find an input (or test) sequence that, when applied to a digital circuit, enables automatic test equipment to distinguish between the correct circuit behavior and the faulty circuit behavior caused by defects. Earlier we presented a tutorial on ATPG for Combinational Circuits. This tutorial focuses on ATPG for sequential circuits
ATPG for Sequential circuits Read More »
Automatic Test Pattern Generation and Automatic Test Pattern Generator (ATPGA) is an electronic design automation method/technology used to find an input (or test) sequence that, when applied to a digital circuit, enables automatic test equipment to distinguish between the correct circuit behavior and the faulty circuit behavior caused by defects. This tutorial focuses on ATPG for combinational circuits using Synopsys Tetramax tool. 1. Open the terminal 2. Source
ATPG for Combinational Circuits Read More »
Here, tutorial on simulation of Verilog file using Synopsys EDA tool is given. Also, synthesis using Deign Vision tool is also shown. The reader find this tutorial on Synopsys Simulation and Synthesis very useful. 1. Open the terminal 2. Source the synopsys.cshrc 3. Check whether the commands are working as below. Terminal will echo the
Synopsys Simulation and Synthesis Read More »
In our earlier tutorials [GENUS Synthesis With Constraints, GENUS Synthesis Without Constraints] on synthesis of Verilog files using Cadence Genus tool, we have seen how synthesis can be performed with or without timing constraints. But it is very painful to perform synthesis operation by executing commands one by one in the command prompt. Thus industry
GENUS Synthesis using SCRIPTS Read More »
This tutorial is in continuation with our previous tutorial on Genus Synthesis Without Constraints (Timing Constraints). The timing constraints are written in Synopsys Design Constraint (SDC) file. 1. Open the terminal and type csh 2. Source the cadence.cshrc. 3. In ASIC lab folder, make a new directory. In this, make design.v (in this example counter.v).
GENUS Synthesis With Constraints Read More »
In this tutorial Cadence GENUS Synthesis without Constraints is presented. 1. Open the terminal and type csh 2. Source the cadence.cshrc. After sourcing the file, check whether genus is installed in the current system or not by typing the below command [sudi@sankh] genus –gui 7. Minimize the gui and follow below instructions, mentioning the proper
GENUS Synthesis Without Constraints Read More »
Logic Equivalence Checking is a very important step to be performed after synthesis step. This operation checks for similarity between the original code and the synthesis Netlist. This operation is important as the synthesis tool may trim or remove some unused and unconnected ports and redundant logics. The steps of performing Logic Equivalence Checking in
Logic Equivalence Checking Read More »
Code coverage is a basic coverage type which is collected automatically. It tells you how well your HDL code has been exercised by your test bench. In other words, how thoroughly the design has been executed by the simulator using the tests used in the regression. Functional coverage measures how well the functionality of the
Linting is a process of running a program that will analysis the code for potential errors. This tutorial is for checking errors and warnings in a Verilog code using Cadence tool. Open the terminal Source the cadence.cshrc In a new ASIC lab directory, write a Verilog coded design (in this example fifo.v) Write the linting
This tutorial is on functional simulation of digital circuits on Genus tool of CADENCE software for ASIC Implementation. Open the terminal Source the cadence.cshrc Check whether the commands are working as below: – Create a directory for saving files as below Create design_file.v as shown below: – (gedit counter.v) Check the syntax of design.v (in
Basic Simulation on CADENCE Read More »
