A basic circuit to accumulate two single bits is a half-adder (HA) and a full-adder (FA) accumulates three bits. Thus a HA is called as 2:2 counter and a FA is called a 3:2 counter. Again an HA is hardware efficient than a FA. Carry save adders (CSA) operates on multiple operands. A basic CSA […]
Accumulation of Partial Products for Unsigned Numbers Read More »
Like Booth’s multiplication algorithm another method reduction of partial products is implementing higher multipliers by smaller ones. The larger multiplier blocks can be realized using smaller multiplier blocks. A multiplier can be realized using four multiplier blocks. This is based on the following equation where is the most significant halve of A, is the most
Implementing Large Multiplier Using Smaller ones Read More »
Booth’s multiplication algorithm is based on the fact that fewer partial products are needed to be generated for consecutive ones and zeros. For consecutive zeros, a multiplier only needs to shift the accumulated result to the right without generating any partial products. For example, the accumulated result is shifted one bit right for every ‘0’
Booth’s Multiplication Algorithm Read More »
Square root is an important arithmetic operation which is useful in many signal processing algorithms. In implementation of signal processing algorithms, implementation of square root plays a crucial role. Similarly in many applications such as in implementation of QR decomposition using Gram-Schmidt algorithm, computation of square root reciprocal is preferred. In this tutorial we have
Square Root and Its Reciprocal Read More »
Bhakshali Algorithm This method for finding an approximation to a square root or square root reciprocal was described in an ancient Indian mathematical manuscript. This algorithm is quartically convergent. The iterative equations are The variable approaches zero and holds the value of square root. Two variable iterative method This method is used to find square
Fast Computation of Square Root and its Reciprocal Read More »
The Non-Restoring (NR) algorithm for square root operation is similar to the NR algorithm for division operation. It is similar to the Restoring algorithm but it has no restoring step. But in implementation of this two algorithms, both are very similar. The NR algorithm for square root operation is shown below in Fig. 1. In
Non-Restoring Algorithm for Square Root Read More »
The Restoring algorithm for square root is similar to the Restoring division algorithm. Let X is the positive radicand and its square root is represented as , when n is the total number of iterations. The bits of Q are generated in n number of steps, one bit per iteration. The is expressed as The
Restoring Algorithm for Square Root Read More »
In this Tutorial, a detailed discussion on FPGA implementation of complex digital circuits is discussed. First, a brief overview on FPGA is given then the steps involved in implementing a circuit are illustrated. Specific examples are shown to illustrate the steps. +20
FPGA Implementation Read More »
An FPGA is a device that contains a matrix of reconfigurable gate array logic circuitry. When a FPGA is configured, the internal circuitry is connected in a way that creates a hardware implementation of the software application. Unlike processors, FPGAs use dedicated hardware for processing logic and do not have an operating system. FPGAs are
FPGA: Basic Overview Read More »
In this part, a tutorial on the FPGA implementation of digital systems is discussed. A simplified version of FPGA based design flow is given in the following diagram. Lets consider an example to illustrate the FPGA implementation procedure. The circuit shown in Fig. 2 is considered as a test circuit. Design Entry There are different
FPGA IMPLEMENTATION – Step By Step Read More »
Power consumption is an important key design metric to determine performance of a chip. In VLSI circuit point of view, total power consumption can be due to various factors. In general total power consumption is summation of static power consumption ( ) and dynamic power consumption ( ) . But in this section as we
Dynamic Power Consumption Estimation Read More »
Previously many tutorials are published on how to design the basic building blocks of a complex digital system. In this tutorial, we are going to implement a digital system to demonstrate the techniques involved in implementing a system. Fast Fourier Transform (FFT) is a very popular transform technique used in many fields of signal processing.
FPGA Implementation of 8-Point FFT Read More »
DIGITAL image processing is an ever expanding and dynamic area with applications reaching out into our everyday life such as medicine, space exploration, surveillance, authentication, automated industry inspection and many more areas. These applications involve different processes like image enhancement, image restoration and object detection. During image acquisition and processing images are often corrupted by
FPGA Implementation of Frequency Domain Denoising Filters Read More »
The basic building blocks of digital systems are explained in the previous tutorials. In this tutorial section, we will go through designing the complex architectures. We will start by implementing the basic designs and then we will implement more complex designs. Concurrently we will evaluate the performance of the designs in terms of timing, hardware
Serial UART interface is very popular in interfacing a Computer with an FPGA kit. UART is explained in various websites thus only the code is given here. Click here to download the code. In a real time demonstration of an FPGA implementation of a complete system, it is often required to show the FPGA output
