The architecture for floating point square root computation can also be designed in the same way the other architectures are designed. Various fixed point square root architectures are discussed in the blog for square root computation. There are some modifications needed to convert a fixed point square root architecture to compute square root of floating […]
Floating Point Square Root Read More »
Performing division is a difficult task as we have seen in case of fixed point arithmetic also. Divider architectures are complex to implement. Floating point division is nothing but a fixed point division with some extra hardwares to take care for the exponents. This extra hardwares make the divider circuit more complex. A floating point
Floating Point Division Read More »
Floating point multiplication is comparatively easy than the floating point addition algorithm but off course consumes more hardware than fixed point multiplier circuit. Major hardware block is the multiplier which is same as fixed point multiplier. This multiplier is used to multiply the mantissas of the two numbers. A floating point multiplication between two numbers
Floating Point Multiplication Read More »
Compared to a fixed point addition and subtraction, a floating point addition and subtraction is more complex and hardware consuming. This is because exponent field is not present in case of fixed point arithmetic. A floating point addition of two numbers and can be expressed as Here, it is considered that . In this case,
Floating Point Addition and Subtraction Read More »
Generally the FPGA based architectures or ASIC based implementations are fixed point arithmetic based. But the majority of dedicated controllers are floating point based. It may require to interface a FPGA to a micro controller and then a fixed point to floating point conversion unit will be required. In order to discuss the floating point
Fixed Point to Floating Point Conversion Read More »
In a binary number, leading zeros are the zero digits in the most significant positions of data, up to the position in which the first one is present. For a binary number the leading leading zero count is 4. Leading zero counter is a very important combinational circuit in designing the floating-point architectures to do
Leading Zero Counter Read More »
Interfacing ADC with FPGA board is important when we need to acquire an analog signal to process it in FPGA. In many academic projects we are asked to demonstrate the real time application of a digital system implemented on FPGA. In doing that, we find it difficult to interface an ADC chip with FPGA as
Interfacing ADC with FPGA Read More »
A video controller generates the synchronization signals and outputs data pixels serially through the VGA port of the FPGA board. The synchronization signals generator circuit (vga_sync) generates the timing and control signals. The hsync and vsync signals control the horizontal and vertical scans. The pixel_x and pixel_y signals specify the current location of the pixel.
Interfacing VGA display with FPGA Read More »
The fast multiplication can be achieved in three general ways. The sequential multipliers sequentially generates the partial products and adds them with the previously stored partial products. In the second method, high speed parallel multipliers generate the partial products in parallel and adds them by a fast multi-operand adder. The third method corresponds to use
Fast Multiplication Read More »
In the previous tutorials, we have discussed techniques which can be used to achieve fast multiplication. But when the multiplicand and the multiplier are same, there must be some way to simplify the implementation. Thus squaring operation does not require the full length hardware of a multiplier. In applications where a squaring operation is required,
Dedicated Square Block Read More »
Chris Wallace in 1964 gave some suggestions on fast multiplication. In order to achieve high speed without consuming extra hardware he suggested techniques. He proposes to use the basic HAs and FAs as basic elements for operand reduction. He applied operand reduction in parallel layers and achieve better speed. The steps are Obtain the partial products
Wallace and Dedda Multiplier Design Read More »
Booth’s algorithm is a powerful technique to achieve fast multiplication. Booth’s algorithm can be employed either sequentially or with the help of fast addition methods or in the form of array multiplication. In this tutorial, Booth’s Radix-4 algorithm is used to form an architecture to multiply two 6-bit numbers in the form of array multiplier.
Booth’s Array Multiplier Read More »
Several techniques are suggested for partial products accumulation. Some of them targets to reduce the logic elements to reduce hardware complexity whereas some of them targets to reduce numbers of levels in the tree of partial products to achieve high speed. As the number of levels increases irregularity in the design also increases. The irregularities
Alternative Techniques for Partial Product Accumulation Read More »
Earlier we have discussed how the partial products for a unsigned multiplier can be accumulated using suitable organization and consuming minimum number of counters. In this section, accumulation will be done by considering negative partial products. If some of the partial products are negative numbers represented in two’s complement number system, then matrix of bits
Accumulation of Partial Products for Signed Numbers Read More »
A basic circuit to accumulate two single bits is a half-adder (HA) and a full-adder (FA) accumulates three bits. Thus a HA is called as 2:2 counter and a FA is called a 3:2 counter. Again an HA is hardware efficient than a FA. Carry save adders (CSA) operates on multiple operands. A basic CSA
Accumulation of Partial Products for Unsigned Numbers Read More »
