Skip to content

Digital System Design

We gather, we share, you learn.......

Search

Home
About
Blogs
Tutorials
Digital Arithmetic
Projects
ASIC
- ASIC Tutorials I
- ASIC TUTORIALS II
Our Products
- Shop
- My account
- Checkout
- Basket
Courses
- Digital Electronics
Quizzes

Digital System Design

We gather, we share, you learn.......

Home
About
Blogs
Tutorials
Digital Arithmetic
Projects
ASIC
- ASIC Tutorials I
- ASIC TUTORIALS II
Our Products
- Shop
- My account
- Checkout
- Basket
Courses
- Digital Electronics
Quizzes

Sorting Architectures

By DR. SHIRSHENDU ROY / 24th May 2020 / Projects, Projects

Parallel Sorting Architectures

Bitonic Sorter
An alternative parallel Sorter
Merge Parallel Sorter

Serial Sorting Architectures

Bubble Sorter
Insertion Sorter
Serial Sort Architecture
Bubble Sort Behavioral
Insertion Sort Behavioral
Selection Sort Behavioral

Design of a Sorting Processor to Sort Serial Data Stream

Post navigation

← Previous Post

Related Posts

FPGA Interfacing

By DR. SHIRSHENDU ROY / 13th April 2019 / Projects, Projects / 1 Comment

Serial UART interface is very popular in interfacing a Computer with an FPGA kit. UART is explained in various websites thus only the code is…

Architectures

By DR. SHIRSHENDU ROY / 13th April 2019 / Projects, Projects

The basic building blocks of digital systems are explained in the previous tutorials. In this tutorial section, we will go through designing the complex architectures.…

VEDIC Arithmetic Blocks

By DR. SHIRSHENDU ROY / 5th May 2020 / Projects, Projects / 1 Comment

Ancient Indian VEDIC Mathematics consists of sixteen mathematical formulae reconstructed from the Atharvaveda. It is recognized as an a efficient technique for enhancing the mathematical…

Search for:

L293D IC Based Motor Driver Module

$3.00

Add to basket
Verilog Code for Interfacing INMP441 MEMS Based Microphone Module

$5.00

Rated 4.00 out of 5 based on 1 customer rating

Add to basket
Verilog Code for Interfacing DHT11 with FPGA

$10.00

Rated 5.00 out of 5 based on 1 customer rating

Add to basket
Pulse Width Modulation (PWM) Signal Generator IP

$2.00

Add to basket

Categories

Categories

Archives

Archives

Recent Posts

Basic Combinational Blocks using Vivado HLS 20th August 2024
General Verilog Codes for Sequential Blocks 19th April 2024
General Verilog Codes for Combinational Blocks 19th April 2024
Double Flip-Flop Synchronizer for CDC 3rd April 2024
Clock Domain Crossing in Digital Circuits 28th February 2024

Recent Comments

Xiaoyu Huang on Systolic Architecture Based Matrix Multiplier Verilog Code
Xiaoyu Huang on Systolic Architecture Based Matrix Multiplier Verilog Code
Xiao on Systolic Architecture Based Matrix Multiplier Verilog Code
DR. SHIRSHENDU ROY on Verilog Codes for Floating Point Arithmetic Blocks
imnryn on Verilog Codes for Floating Point Arithmetic Blocks

Key Words

Array Multiplier ASIC ASIC Implementation ASIC LAB Cadence CADENCE ASIC FLOw Cadence tutorial clock division constant multiplier CORDIC counter division Dynamic Power Consumption Fast Division Fast multiplication FFT FPGA FPGA implementation FPGA interfacing FSM GENUS Synthesis Without Constraints Innovus INNOVUS tool Matrix multiplication median filter Multiplier Newton Rampson divider PCF PnR tool Power Consumption Restoring Algorithm Restoring division Restoring Square Root Routing SAIF salt and pepper noise Sequential Multiplier sorting algorithms Square Root Synopsys Synthesis Unsigned Array Multiplier Value Change Dump VLSI Implementation Wallace Tree

Webinar on Present Demand of AI and Deep Learning

Binary Number System and Codes from Digital System Design

Shopping Basket

Career
Terms and Conditions
Refunds Policy
Downloads
Privacy Policy
Disclaimer
My account
Checkout
Basket

Queries? Email at [email protected]

Das Vila, 17, Rajani Kanta Chowdhury Lane, Shibpur, Howrah-711103

Copyright © 2024 Digital System Design