Verilog Code for 11-bit Floating Point Parallel Square Root Block

$2.50

Specifications

  1. Floating Point Parallel Square Root Block.
  2. Word Length – 11-bits
  3. Square Root Block – Non-restoring algorithm based.
  4. 1-bit for sign, 4-bits for exponent and 6-bits for magnitude.
  5. Verified at simulation level only.
  6. Structural Verilog design based.

Design and implementation of square root block is as difficult as it is difficult to design a divider block. Here Verilog Code for 11-bit Floating Point Parallel Square Root Block is provided. Here, 1-bit is used to represent sign, 4-bits are used to represent the biased exponent and 6-bits are used for the magnitude part. This block is a parallel design and the fixed point square root is Non-restoring algorithm based.

(Visited 227 times, 1 visits today)

Reviews

There are no reviews yet.

Be the first to review “Verilog Code for 11-bit Floating Point Parallel Square Root Block”

Your email address will not be published. Required fields are marked *

Shopping Cart