Memory Design

In digital system design, the usage of memory elements is unavoidable. In some of the systems, data can be pre-stored in a constant memory. Memory elements can be used as temporary storage of intermediate data. Memory elements can also be used to realize any logic function.

In this tutorial, realization of different types of memory blocks using Verilog is discussed. Though there are only 2 types of memory block exists, we divided memory blocks into four types according to their usage. Those are

1. Controlled Register
2. Single port Read Only Memory (ROM)
3. Single port Random Access Memory (RAM)
4. Dual port memory elements

Controlled Register

Controlled registers can be considered as basic elements of larger memory blocks. It has a Control Enable (CE) input along with reset, preset inputs. When CE is high, data is loaded or data is written into this control register and output is remain unchanged until any change in CE input. The usage of control registers is useful when we want to store a data vector or a scalar data. This saves the limited numbers of inbuilt memory blocks. The block diagram of a control register is shown below.

![Fig. 1: Controlled Register](image)

Single port Read Only Memory (ROM)

Read Only Memory (ROM) is a constant memory. The usage of this type of memory is obvious. ROM can be used to hold initial data for a system to start. A simple Verilog code for a single port ROM is shown below. Here initial data are loaded in the array locations using the case statement. The en input is sometimes optional but it is preferred to use en input to disable the memory block when not in use.

![Fig. 2: Single Port ROM](image)
module rom(clk,address,data_out,en);
input clk,en;
input [2:0] address;
output reg [7:0] data_out;
reg [7:0] mem [0:7];
initial begin data_out = 8'b00000000; end
always @ (address)
case (address)
  3'b000 : mem[address] = 8'b00000001;
  3'b001 : mem[address] = 8'b00000010;
  3'b010 : mem[address] = 8'b00000011;
  3'b011 : mem[address] = 8'b00000100;
  3'b100 : mem[address] = 8'b00000101;
  3'b101 : mem[address] = 8'b00000110;
  3'b110 : mem[address] = 8'b00000111;
  3'b111 : mem[address] = 8'b00001000;
default : mem[address] = 8'b00000000;
endcode
always@(posedge clk)
begin
if(en)begin
 data_out <= mem[address];
end else
 data_out <= data_out;
end
endmodule
Single port Random Access Memory (RAM)

Random Access Memory (RAM) blocks are used to store data temporarily in digital system. In a single port RAM, writing and reading can be done through one port only. It has one \( en \) input and \( we \) input. When \( en \) and \( we \) are both high, data are written into RAM and if \( en \) is high but \( we \) is low, reading through RAM can be done. The block diagram and Verilog code of a RAM block is shown below.

```verilog
module ram(clk,address,data_in,en,we,data_out);
input clk,en,we;
input[2:0] address;
input[7:0] data_in;
output reg [7:0] data_out;
reg [7:0] mem [0:7];
initial begin data_out = 8'b00000000; end
always@(posedge clk)
if(en)begin
  if(we)
    mem[address]=data_in;
  else
    data_out=mem[address];
end
else
end
```

![Fig. 3: Single Port RAM](image-url)
data_out = data_out;

endmodule

**Dual port memory elements**

The recent technology has developed dual port memories. Now it is possible to access the same address locations through two ports. Dual port memories have simplified many problems in designing digital systems. Both ROM and RAM can be of dual port. The block diagram of a true dual port RAM is shown below.

![Dual Port RAM Diagram](image)

Fig. 4: Dual Port RAM

The dual port memories have separate control line for both the ports. The various modes of a typical true dual port RAM is shown below. In the mode 1, writing of data is possible through both the ports but not on the same location. In mode 3, data can be read through both the ports even from the same address location. In mode 2 and 3, one port is busy in writing while another port is reading data.

**Table 1: Modes of Dual Port RAM**

<table>
<thead>
<tr>
<th>modes</th>
<th>ena</th>
<th>wea</th>
<th>enb</th>
<th>web</th>
<th>portA</th>
<th>portB</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>write</td>
<td>write</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>write</td>
<td>read</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>read</td>
<td>write</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>read</td>
<td>read</td>
</tr>
</tbody>
</table>
module dp_ram(clka, clkb, ada, adb, ina, inb, ena, enb, wea, web, outa, outb);
input clka, clkb, ena, wea, enb, web;
input[2:0] ada, adb;
input[7:0] ina, inb;
output reg [7:0] outa, outb;
reg [7:0] mem [0:7];
initial begin
outa = 8'b00000000;
outb = 8'b00000000;
end
always@(posedge clka)
if(ena) begin
if(wea) begin
mem[ada] = ina;
end
else
outa = mem[ada];
end
else
outa = outa;
always@(posedge clkb)
if(enb) begin
if(web) begin
mem[adb] = inb;
end
else
outb = mem[adb];
end
end
else
outb = outb;
endmodule

Similarly Dual Port ROM is also possible. The simple block diagram of a Dual Port ROM is

![Fig. 5: Dual Port ROM](image)

**Realization of higher memory blocks**

Higher capacity memory blocks can realized using low capacity memory blocks by cascading. Realization a 32×8 ROM using 8×8 memory blocks is shown below.
Simple Dual Port RAM

A general question arises in mind that how the dual port RAMs are realized. A conceptual diagram of a simple Dual Port RAM having only 4-bit memory is shown below.

In a true Dual Port RAM writing can be done through both the ports. Also it has separate clock, en and we signals for separate port. In case of simple Dual Port RAM writing is done through port A and reading can be done through both the ports.

Note:

1. For storing constant data ROM should be used.
2. A dual port ROM is preferred over two single port ROMs.
3. Always use enable inputs to disable the memory blocks when not in use.

*More on memory blocks will be discussed in the post on FPGA implementation of digital systems.