Tag Archives: Row Equivalence Technique

State Minimization Techniques for FSM

In the previous post FSM Design, we have discussed design of Mealy and Moore state machines using Verilog. State minimization is important if we want to reduce number of states in a complex FSM which has many redundant states. If the number of states are reduced then number of bits required for state assignment will… Read More »